

Al₂O₃/HfO₂/p-Si MOS structures : Electrical and structural characterization

S. Korkos¹, M.A. Botzakaki¹, G. Skoulatakis², S. Kennou², S. Ladas², C. Tsamis³, S. N. Georga¹ and
C. A. Krontiras¹

¹*Department of Physics, University of Patras, Rion 26 504, Greece*

²*Surface Science Laboratory, Department of Chemical Engineering, University of Patras, Rion 26
504, Greece*

³*Institute of Nanoscience and Nanotechnology, NCSR "Demokritos", 153-10 Aghia Paraskevi,
Greece*

The recent trends in Microelectronic technology concerns the replacement of SiO₂ with high-permittivity (high-k) dielectrics [1-3]. Taking advantage of the higher, compared to SiO₂, permittivity of high-k dielectrics, it is possible to create MOS devices exhibiting simultaneously low Equivalent Oxide Thicknesses (EOT) and low leakage currents. It is found that Al₂O₃ (k~8) is the most promising high-k gate material for future MOS devices, due to the high quality interface that create with the substrates. The main disadvantage of Al₂O₃ is the relative low dielectric permittivity, compared to HfO₂ (k~20) and ZrO₂ (k~20). HfO₂ was the first high-k gate dielectric material introduced, even from the technological node of 45nm, in the MOS technology [4]. In this study, we developed structures, using HfO₂ and Al₂O₃ as gate dielectrics. Specifically, 1.5nm HfO₂/p-Si and 2.5nm Al₂O₃/1.5nm HfO₂ /p-Si structures were grown via Atomic Layer Deposition Technique at 250°C. The precursors used for the growth of HfO₂ and Al₂O₃ were Tetrakis(Dimethylamido)Hafnium and Trimethylaluminum respectively. The co-reactant, in both cases, was H₂O. The stoichiometry and the thicknesses of both grown structures as well as the interfaces between Al₂O₃/pGe and HfO₂ /Al₂O₃ were evaluated and characterized through XPS analysis. For the electrical characterization of the developed structures, Al gate electrodes were grown through photolithography and lift of methods. C-V, C-f and J-V measurements were performed and analyzed in order to evaluate the density of interfacial traps (D_{it}), the EOT value as well as to determine the leakage currents through the structures [5].

[1] J. M. Rafi¹, M. Zabala, O. Beldarrain, and F. Campabadal "Deposition Temperature and Thermal Annealing Effects on the Electrical Characteristics of Atomic Layer Deposited Al₂O₃ Films on Silicon", Journal of The Electrochemical Society, 158 (5) G108-G114 (2011)

[2] M. J. Biercuk, D. J. Monsma, and C. M. Marcus, J. S. Becker and R. G. Gordon "Low-temperature atomic-layer-deposition lift-off method for microelectronic and nanoelectronic applications" Applied Physics Letters 83, 12 (2004)

[3] M.A. Botzakaki, N. Xanthopoulos, E. Makarona, C. Tsamis, S. Kennou, S. Ladas, S.N. Georga, C.A. Krontiras "ALD deposited ZrO₂ ultrathin layers on Si and Ge substrates: A multiple technique characterization" Microelectronic Engineering 112 (2013) 208–212.

[4] Interface-Engineered Ge Mosfets for Future High Performance CMOS Applications, Duygu Kuzum, Stanford University, December (2009).

[5] P. Svarnas, M.A. Botzakaki, G. Skoulatakis, S. Kennou, S. Ladas, C. Tsamis, S.N. Georga, C.A. Krontiras "Controllable growth of stable germanium dioxide ultra-thin layer by means of capacitively driven radio frequency discharge" Thin Solid Films 599 (2016) 49–53.